## INTERNATIONAL SEARCH REPORT

Intermional Application No PCT/IB2005/050343

	OUD IFOY MATTER				
A. CLASSIFIC IPC 7	CATION OF SUBJECT MATTER GO1R31/3161 GO1R31/3167				
According to I	nternational Patent Classification (IPC) or to both national classification a	nd IPC			
B. FIELDS SI	EARCHED SVI	nbols)			
Minimum docu IPC 7	EARCHED unentation searched (classification system followed by classification syn $GO1R$	,			
	on searched other than minimum documentation to the extent that such d	ocuments are included in the fields sea	rched		
Electronic da	ta base consulted during the international search (name of data base an	d, where practical, search terms assay			
EPO-Int	ernal				
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT		Relevant to claim No.		
Category °	Citation of document, with indication, where appropriate, of the relevan	nt passages			
DALMIA M ET AL: "Power supply curre monitoring techniques for testing PL TEST SYMPOSIUM, 1997. (ATS '97). PROCEEDINGS., SIXTH ASIAN AKITA, JAF 17-19 NOV. 1997, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 17 November 1997 (1997-11-17), pages 366-371, XPO10258753 ISBN: 0-8186-8209-4 the whole document		rent PLLs" APAN es	1-18		
	urther documents are listed in the continuation of box C.	X Patent family members are liste	ed in annex.		
		hand the state of	international filing date		
<ul> <li>Special categories of cited documents:</li> <li>A' document defining the general state of the art which is not considered to be of particular relevance</li> <li>E' earlier document but published on or after the international filing date</li> <li>L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</li> <li>C' document referring to an oral disclosure, use, exhibition or other means</li> <li>P' document published prior to the international filing date but</li> <li>T' later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</li> <li>X' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to example an inventive step when the document is combined with one or more other such document is combined with one or more other such document is combined with one or more other such document is combination being obvious to a person skilled in the art.</li> <li>*X' document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</li> <li>*X' document of particular relevance; the claimed invention cannot be considered to example an inventive step when the document is combined with one or more other such document is combined with one or more other such document is combined with one or more other such document is combined or another cannot be considered to involve an inventive step when the document is combined invention cannot be considered to example or annot be considere</li></ul>					
lat	the actual completion of the international search	Date of mailing of the international			
Date of	29 April 2005	10/05/2005			
Namo	and mailing address of the ISA	Authorized officer			
Hame	European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016	Ko11, H			

## **INTERNATIONAL SEARCH REPORT**

Interponal Application No PCT/IB2005/050343

		PCT/IB2005/050343
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	BEASLEY J S ET AL: "IDD pulse response testing on analog and digital CMOS circuits" TEST CONFERENCE, 1993. PROCEEDINGS., INTERNATIONAL BALTIMORE, MD, USA 17-21 OCT. 1993, NEW YORK, NY, USA, IEEE, 17 October 1993 (1993-10-17), pages 626-634, XPO10148193 ISBN: 0-7803-1430-1 the whole document	1-18
A .	A'AIN A K B ET AL: "Testing analogue circuits by AC power supply voltage" VLSI DESIGN, 1996. PROCEEDINGS., NINTH INTERNATIONAL CONFERENCE ON BANGALORE, INDIA 3-6 JAN. 1996, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 3 January 1996 (1996-01-03), pages 238-241, XP010157136 ISBN: 0-8186-7228-5 the whole document	1-18
Α	EP 1 286 169 A (FUJITSU LIMITED) 26 February 2003 (2003-02-26) paragraph '0025! - paragraph '0035!; figures 6,9	1-18
Α	KIM S ET AL: "An effective defect-oriented BIST architecture for high-speed phase-locked loops" VLSI TEST SYMPOSIUM, 2000. PROCEEDINGS. 18TH IEEE MONTREAL, QUE., CANADA 30 APRIL-4 MAY 2000, LOS ALAMITOS, CA, USA,IEEE COMPUT. SOC, US, 30 April 2000 (2000-04-30), pages 231-236, XP010502233 ISBN: 0-7695-0613-5 the whole document	1-18

## INTERNATIONAL SEARCH REPORT

irmation on patent family members

Intermental Application No PCT/IB2005/050343

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 1286169	A	26-02-2003	JP EP US	2003069423 A 1286169 A2 2003038619 A1	07-03-2003 26-02-2003 27-02-2003